Abstract. Optimal Prime Fields (OPFs) are considered to be one of the best choices for lightweight elliptic curve cryptography implementation on resource-constraint embedded processors. In this paper, we revisit efficient implementation of the modular arithmetic over the special prime fields, and present improved implementation of modular multiplication for OPFs, called Optimal Prime Field Coarsely Integrated Operand Caching (OPF-CIOC) method. OPF-CIOC method follows the general idea of (consecutive) operand caching technique, but has been carefully optimized and redesigned for Montgomery multiplication in an integrated fashion. We then evaluate the practical performance of proposed method on representative 8-bit AVR processor. Experimental results show that the proposed OPF-CIOC method outperforms the previous best known results in ACNS'14 by a factor of 5 %. Furthermore, our method is implemented in a regular way which helps to reduce the leakage of side-channel information.
Introduction
Public key cryptography applications including RSA [15] , ECC [6] and pairingbased cryptography [16] are commonly used for secure and robust network services. These protocols highly rely on finite field operations. The main difference between real world number and finite field representation is that finite field computations should conduct reduction process once results go beyond the size of target field. Montgomery algorithm [14] is one of the efficient algorithms to perform the modular multiplication and squaring since it replaces expensive division operation with normal multiplication operations. Recently, a variant of Montgomery multiplication on OPFs was introduced in [3] . This method can be seen as a simplified version of Montgomery multiplication on OPFs, which is proposed to enhance the performance of Elliptic Curve Cryptography (ECC) on 8-bit AVR processors. One of the features of OPFs is the low hamming weight, which allows to remove or replace part of multiplication operations with several addition instructions when using Montgomery algorithm to perform modular multiplciation.
In this paper, we present a novel technique for implementing the Montgomery multiplication on OPFs. Instead of adopting the "traditional" multiplication techniques, e.g. operand scanning, product scanning and hybrid scanning multiplication, our work follows the state-of-the-art (consecutive) operand caching and has been finely redesigned for OPF-Montgomery algorithm. For practical performance evaluation, we implemented the proposed methods on 8-bit AVR processors and the performance enhancements are 5 % than previous best known results in ACNS'14 [13] . The remainder of this paper is organized as follows. In Section 2 and 3, we recap previous multi-precision multiplication methods and OPF-Montgomery algorithms. In Section 4, we present novel OPF-Montgomery multiplication. In Section 5, we describe the performance evaluation on 8-bit RISC microprocessors. Finally, Section 6 concludes the paper and shows the ideas for future work.
Multi-precision Multiplication
Multi-precision multiplication is a crucial operation for modular multiplication. In the past several decades, a large body of research has been attempted to speed up the performance of multiplication on 8-bit processors. The most basic technique is called operand scanning method, which consists of two parts, i.e. the inner and outer loops. In the inner loop, one register holds a digit of an operand and computes the partial product by multiplying all the digits of another operand. While in the outer loop, the index of operand increases by a word-size and then the inner loop is executed. An alternative method is called product scanning method, which computes all partial products in the same column by multiplication and addition [2] . Since each partial product in the column is computed and then accumulated, registers are not needed for intermediate results. The results are stored once, and the stored results are not reloaded since all computations have already been conducted. In CHES'04, the classical hybrid scanning method was proposed which combines both of the advantages of operand scanning and product scanning. Hybrid scanning method employs the product scanning as the outer loop and operand scanning method as the inner loop. This method reduces the number of load instructions by sharing the operands within one block [5] . In CHES'11, the operand caching (OC) method was introduced [7] . The method follows the product scanning method [2] , but it divides the calculation into several row sections. By reordering the sequence of inner and outer row sections, the operands which have been loaded in working registers are reused for the next partial products. A few store instructions are added, but the number of required load instructions is reduced. However, a straightforward implementation of OC method has to reload operands whenever a row is changed, which generates unnecessary overheads. In order to avoid these shortcomings, an advanced version of operand caching named consecutive operand caching (COC) method was introduced at WISA'12 [17] . COC provides a connection point among rows that share the common operands for partial products. The Montgomery algorithm was firstly proposed in 1985 [14] . Montgomery algorithm avoids division in modular multiplication and reduction by introducing simple shift operations. Given two integers A and B and the modulus M , in order to compute the product P = A · B mod M using Montgomery method, the first step is to convert the operands A and B into Montgomery domain, namely,
Optimal Prime Field Montgomery Algorithm
For efficiency, the Montgomery residue R is generally selected as a power of 2 and the constant
r has to be pre-computed. Montgomery multiplication can be computed in the following three steps:
r . In 2006, a special family of prime fields, named Optimal Prime Fields (OPFs), was proposed by Großschädl in [3] . A typical y-bit OPF prime M can be represented as the form M = U · 2 k + V . U and V are relatively small coefficients Table 1 . Due to low hamming weight of optimal prime field, Montgomery multiplication is much simpler than ordinary counterparts. Recently, elliptic curve cryptography implementations over OPFs have been reported, for example, the work in [10] used OPF as the underlying field to evaluate GLV and Montgomery curves on 8-bit AVR processors. Their results show that OPF is efficient yet secure prime field which can be used for lightweight elliptic curve cryptography implementation.
Throughout the paper, we will use the following notations. Let A and B be two operands with a length of y-bit that are represented by multiple-word arrays. Each operand is written as follows:
), whereby n = ⌈y/w⌉, and w is the word size. The result of multiplication C = A · B is twice length of A, and represented
). For clarity, we describe the method using a multiplication structure and rhombus forms. The multiplication structure describes order of partial products from top to bottom and each point in rhom- In general, the Montgomery multiplication can be implemented in a separated or integrated fashion according to the computation order. The separated mode performs the reduction process after the entire multiplication as shown in Figure 1 . For example, Separated Product Scanning (SPS) [9, 11] firstly conducts multiplication in product-scanning, and then performs the Montgomery reduction. The distinctive strength of SPS is that it requires less registers, since three intermediate registers are sufficient. For this reason, this method is con-sidered to be a good choice when it comes to resource constrained devices where the platform has limited number of registers. The alternative method, Separated Operand Scanning (SOS), calculates the products in an operand scanning way and then reduces the results separately [8] . However, this is not recommended on embedded processors since the OS method needs more memory-access instruction in order to get the intermediate results.
In case of integrated mode, the multiplication and reduction are performed in an interleaved way. This can avoid a number of memory accesses
integrates the two inner loops of multiplication and reduction and compute the one inner loop. However, operand scanning method is not good choice due to high requirements of registers to retain operands. In order to further improve performance, many works have studied Finely Integrated Product Scanning (FIPS) described in Figure 2 [4, 19, 1, 13 ]. The method conducts product scanning multiplication and reduction in integrated form. This method pursues two main benefits. On one hand, the number of required registers is relatively lower than OS because PS does not need many registers for intermediate results. On the other hand, the method does not re-load/store intermediate results so the number of memory access is significantly reduced. However, PS method is not the fastest multiplication method so far. In CHES'11 and WISA'12, OC and COC multiplication methods are released. It shows that there is some space to improve Montgomery multiplication by adopting the OC and COC multiplication methods. In this paper, we challenge to this point and present novel OPF-Montgomery multiplication with OC and COC methods.
Optimal Prime Field-Coarsely Integrated Operand Caching (OPF-CIOC)
In this section, we present novel Coarsely Integrated Operand Caching for OPFs (OPF-CIOC). We selected the fastest multiplication methods including operand caching and consecutive operand caching methods for multiplication part. In order to further reduce the number of intermediate results load and store instructions, we chose the integrated mode. The OC and COC multiplication methods show high performance in ordinary multi-precision multiplication but they consume a number of registers to retain operands. To combine the multiplications on resource constrained devices, we divided multiplication into two parts. First part is only computing multi-precision multiplication by size of n−m where n and m represent size of operand and inverse of modulus (M ′ ). The first
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Fig. 3. Coarsely Integrated Operand Caching Method for Optimal Prime Fields
part is computed with multiplication methods including OC and COC. The both methods have very similar performance, so we should carefully select the proper method depending on operand parameters. The detailed costs are drawn in Table 2. The result shows that COC method is only slightly faster than OC in case of OPF-256-bit so for the others OC methods are better choice than COC. Secondly, remaining multiplication part is integrated with reduction computations. The size of remaining part is size of inverse of modulus (M ′ ). In the paper, we pick OPF-CIOC in Figure 3 to describe our method, but this is simply applied to OPF-CI(C)OC as described in Figure 4 .
The proposed OPF-CIOC method combines the OC multiplication together with OPF reduction process for Montgomery multiplication as described in Fig In particular, the yellow dots are simple addition operations and white dots are 16-bit multiplication operations so it has lower overheads than In Figure 5 , we give a detailed example of OPF-CIOC in 160-bit operand and 8-bit word sizes but this is readily extended to COC multiplication and other operand and word sizes. The main body is divided into Part 1 and 2. Part 1 conducts multiplication and Part 2 computes remaining multiplications together with reduction process. . Following this order, remaining blocks from 3 to 9 are computed. In block 10, most significant word is multiplied before generate parameter Q [18 − 19] . After then in block 11, yellow dots including Final subtraction without conditional statements in OPF Final subtraction is conducted when final results go beyond size of target prime field. The final subtraction of Montgomery multiplication is computable with conditional branch by checking the carry bit, which is vulnerable to side-channel attacks since the attacker can catch the leakage information based on this conditional statement [18] . Our work follows the idea of constant-time Montgomery multiplication which has been presented in [11, 10] .
Result
This section discusses the computation complexity of the proposed OPF-Montgomery multiplications in terms of memory access and real implementations on 8-bit AVR processor.
Memory Access
The number of memory access should be concerned because the operations are extremely expensive on embedded processors. OPF-CIOC consists of two main bodies. The Part 1 conducts multiplication on operand by n − m. We adopted (consecutive) operand caching method where the number of load and store instructions is 2(n − m) 
Evaluation on 8-bit Platform ATmega128
On an AVR platform, each mul, load and store instruction consumes 2 clock cycles, while other arithmetic and logical operations need 1 clock cycle. Target board runs at a frequency of 7.3728 MHz and program is evaluated using AVR studio 6.0.
In Table 3 , performance evaluations of OPF-Montgomery algorithm are described. In ACNS'14, works by [13] adopted FIPS because this method is readily integrating the reduction and multiplication and requiring small number of registers. They achieved 3237, 4500, 5971 and 7650 clock cycles for 160-, 192-, 224-and 256-bit OPF-Montgomery multiplications. For comparison, the proposed OPF-CIOC method achieves 3116, 4288, 5650 and 7258 clock cycles. The performance gains are from 3.7 ∼ 5 %. The reason to draw high performance enhancement is we adopt the most advanced multiplication for OPF-Montgomery multiplication and finely integrated multiplication and reduction processes. To do this, we divided OC and COC methods into two parts and then integrated second part of multiplication with reduction process. This approach challenges [4] 5239 7070 n/a n/a OPF-FIPS [1] 3588 n/a n/a n/a OPF-FIPS [19] 3542 4851 6545 8091 OPF-FIPS [13, 10] to current OPF-FIPS and breaks the speed records. Furthermore, our method is implemented in a constant-time way and therefore resists against simple power analysis attack.
Conclusion and Future Work
In this paper, we presented novel Optimal Prime Field Montgomery multiplication over embedded microprocessors. For high performance enhancements, we integrated previous best known multiplications with OPF reduction process. This is first trial to combine OC and COC with OPF Montgomery reduction. The design is highly exploiting limited number of registers together with high performance gains. In order to measure power of proposed method, we implemented the method on representative 8-bit RISC processor. Finally, we achieved remarkable performance enhancements by 5% than previous best known results. A future work based on this work is to evaluate the proposed technique for the modular squaring over OPFs. Furthermore, it would also be interesting to apply the proposed method to enhance the performance of elliptic curve cryptography over OPFs on resource constrained devices, similar as the work [12] , which employed COC methods to push the speed limit of NIST curve on 8-bit AVR processors.
